Late Data Launch for a Double Data Rate Elastic Interface

ABSTRACT

A double data rate interface in which the set-up interval is extended for a data path in which data is delayed relative to the other data path. Data is latched into a register comprised of mid cycle type latches, such as for example L2* latches. For example, if the delayed half of the data is not available until the second half of the double data rate cycle, the second half of the data is allowed to have a set-up interval around the mid cycle point while the on-chip timing logic launches the least delayed half of the data on the clock edge after it is set up, without waiting for the expiration of the set up interval of the delayed data.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application contains subject matter which is related to the subject matter of the following co-pending applications, each of which is assigned to the same assignee as this application, International Business Machines Corporation of Armonk, N.Y. Each of the below listed applications is hereby incorporated herein by reference in its entirety: Early Directory Access of a Double Rate Elastic Interface, Attorney Docket Number POU920060020; Programmable Bus Driver Launch Delay/Cycle Delay to Reduce EI Elasticity Requirements, Attorney Docket Number POU920060021; Mechanism for Windaging of a Double Rate Driver, Attorney Docket Number POU920060012; Double Data Rate Chaining on Elastic Interfaces, Attorney Docket Number POU920022

FIELD OF THE INVENTION

This invention relates to a system an method for implementing a double data rate bus, and more particularly to an improved system and method for implementation of a double data rate bus coupling chips via an elastic interface.

BACKGROUND OF THE INVENTION

In digital data systems in general and in computer systems in particular, there is an ever-increasing drive for larger bandwidth and higher performance. These systems are comprised of discreet integrated circuit chips that are interconnected by a bus. Data moves through a chip and between chips in response to clock pulses, which are intended to maintain synchronization of the data in parallel paths. At the extremely high data rates in today's systems, variations in the propagation of data over a bus along one path as compared to another path on the bus (i.e. skew) can exceed one clock cycle. U.S. Pat. No. 6,334,163, which is assigned to the assignee of this application and is incorporated herein by reference, discloses a so called Elastic Interface (EI) that can compensate for bus skew greater than one clock cycle without a performance penalty. Never the less, packaging technology has not been able scale up to match the performance and bandwidth of the chip and interface technologies. In order to reduce the number of I/O terminals on a chip and the number of conductive paths in a bus between chips, the prior art transfers data using a so called Double Data Rate (DDR), in which data is launched onto the bus at both the rising and falling edges of the clock. This allows the same amount of data to be transferred (i.e. bandwidth) with only half the number of bus conductors and half the number of I/O ports, as compared with a system where data is launched only on a rising or falling clock edge.

FIG. 1 illustrates a prior art system in which data is transferred from a chip to a bus via a double data rate interface. Here the clock synchronous data is comprised of one word from Bitstack 0 and one from Bitstack 1. The output of the each bitstack is coupled as an input to a bitstack register 10 comprised of master-slave latches 11. The output of one word of the register 10 is coupled as input to a multiplexer 12 whose output is coupled to a double data rate bus 14 via an I/O port on the chip. The output of the other word of the register 10 is coupled as an input to a master latch register 16 whose output is coupled as input to multiplexer 12. A select input to the multiplexer, operating at the local clock frequency, couples one half of the register 10 outputs to the I/O port for one clock edge and the other half of the register 10 outputs, through master latch register 16, to the I/O port on the next clock edge. That is, for example, one edge of the clock signal selects Bitstack 0 data to launch onto the bus, and the other edge selects corresponding data from Bitstack 1.

FIG. 2 is a timing diagram illustrating the timing used in the prior art implementation of this double data rate interface. In the prior art system design, time must be allowed for the data to set-up in the register prior to selection of any data by the double data rate select input to the multiplixer. That is, time for the elements that comprise the register to assume a stable state after the input changes. Here it should be noted that the prior art requires Bitstack 0 and Bitstack 1 data to set up in the register 10 prior to launching either Bitstack 0 or Bitstack 1 data from the register 10. Following this set-up time interval for the last to arrive data the multiplexer, in response to the select signal timed to one edge of the local clock signal, the multiplexer couples half the contents of the register (e.g. the data from Bitstack 0) to the bus via an I/O port and the next edge transfers the other half (e.g. the data from Bitstack 1). There is a possibility that the transmission delay in the path from one Bitstack will be longer than the delay in the path from the other Bitpath. In FIG. 1 this is illustrated by making the path from Bitstack 1 longer than the path from Bitstack 0. FIG. 2 shows data from both bit stacks (A0, B0, A1, B1 . . . Near End) launched on a rising edge of the C2 clock at the same time. Due to the relatively longer path of Bitstack 1, the simultaneously launched data A1, B1, C1, . . . is delayed with respect to A0, B0, C0 . . . at the register 10 (Far End). The solid black line represents a time when the Bitstack 0 data is setup in the register 10 and could be launched by a select following the falling edge of the C2 clock. However, the Bitstack 1 data is not yet set up in the register 10, and therefore the Bitstack 0 data is not launched until a half cycle later represented by the dotted line, and Bitstack 1 data another half cycle after that. The final waveform shows the launch times of the A0, A1, B0, B1,C0, C1 . . . data onto the double data rate bus. Notice the A0 data is not launched until after the time denoted by the dotted line.

SUMMARY OF THE INVENTION

An object of this invention is the provision of a system and method for operating a double data rate bus that eliminates the need for a half cycle delay where there is a delay in the availability of one half of the data.

Briefly, this invention contemplates the provision of a double data rate interface in which the set-up interval is extended for a data path in which data is delayed relative to the other data path. Data is latched into a register comprised of mid cycle type latches, such as for example L2* latches. For example, if the delayed half of the data is not available until the second half of the double data rate cycle, the second half of the data is allowed to have a set-up interval around the mid cycle point while the on-chip timing logic launches the least delayed half of the data on the clock edge after it is set up, without waiting for the expiration of the set up interval of the delayed data.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter, which is regarded as the invention, is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram of a typical prior art system to which this invention applies;

FIG. 2 is a timing diagram for the operation of the system of FIG. 1 in accordance with the teachings of the prior art.

FIG. 3 is a block diagram similar to FIG. 1 in accordance with the teachings of this invention.

FIG. 4 is a timing diagram for the operation of FIG. 3 in accordance with the teaching of this invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to FIGS. 3 and 4 of the drawings, FIG. 3 is similar at this block diagram level to FIG. 1. Again the clock synchronous data is comprised one half from Bitstack 0 and one half from Bitstack 1.

As with the prior art, each bitstack is coupled as an input to a bitstack register 10 comprised of master-slave latches 11. However, the master of one word output is coupled directly as input to multiplexer 12. The other slave of the other word output is coupled as input to the multiplexer 12. There is no need for master latch register 16 from the prior art. A select input to the multiplexer, operating at the local clock frequency, couples one half of the register 10 master outputs to the I/O port for one clock edge and the other half of the register 10 outputs to the I/O port on the next clock edge. That is, for example, one edge of the clock signal selects Bitstack 0 data to launch onto the bus, and the other edge selects corresponding data from Bitstack 1.

FIG. 4 is a timing diagram illustrating the operation of the late data launch driver for a double data rate elastic interface in accordance with the teachings of this invention. Again, as in FIG. 2, it is assumed that the data from Bitstack 1 is delayed with respect to the data from Bitstack 0. However, here the timing and control logic launches the Bitstack 0 data on the next falling edge of the double data rate select clock signal since the setup interval for this data has elapsed even though the set up interval for the Bitstack 1 data has not elapsed. The set-up interval for the Bitstack 1 data will have elapsed prior to the next rising edge, and this data is launched on this next edge. The final waveform shows the launch times of the A0, A1, B0, B1,C0, C1 . . . data onto the double data rate bus. Notice the A0 data is launched after the time denoted by the solid line, compared to being launched following the time denoted by the dotted line for the prior art, thus improving the latency of the elastic interface.

The capabilities of the present invention can be implemented in software, firmware, hardware or some combination thereof.

As one example, one or more aspects of the present invention can be included in an article of manufacture (e.g., one or more computer program products) having, for instance, computer usable media. The media has embodied therein, for instance, computer readable program code means for providing and facilitating the capabilities of the present invention. The article of manufacture can be included as a part of a computer system or sold separately.

Additionally, at least one program storage device readable by a machine, tangibly embodying at least one program of instructions executable by the machine to perform the capabilities of the present invention can be provided.

The flow diagrams depicted herein are just examples. There may be many variations to these diagrams or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order, or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.

While the preferred embodiment to the invention has been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described. 

1. A method for interfacing a chip to a double data rate bus, including the steps of: coupling one half of a synchronous data word from one data source to an input of a first half of a register comprised of latches in which a clock input to latch on a clock edge becomes the latch output; latching said one half of a synchronous data word said first half of said register in response to a local clock signal edge; coupling another half of said synchronous data word from another data source to an input of the second half of said register comprised of latches in which a clock input to latch on a clock edge becomes the latch output; coupling an output of said first half of said register as one input to a two-to-one multiplexer; coupling an output of said second half of said register as another input to said two-to-one multiplexer; coupling the output of said two-to-one multiplexer to an I/O port on said chip coupled to said double data rate bus; launching data on to said bus via a multiplexer select signal from said first half of said register when the data is set-up in said first half independently of the set-up of data in the second half of said register.
 2. A method for interfacing a chip to a double data rate bus as in claim 1 including the further step of relaxing the set-up time for data in said second half of said register.
 3. A method for interfacing a chip to a double data rate bus as in claim 1 wherein the master output of said one half of said register is coupled to an input of said two-to-one multiplexer.
 4. A method for interfacing a chip to a double data rate bus as in claim 1 including the step of launching data from said first half of said register in response to one edge of a local clock signal and launching data from said second half of said register in response to the other edge of the local clock signal.
 5. A method for interfacing a chip to a double data rate bus as in claim 2 wherein the master output of said one half of said register is coupled to an input of said two-to-one multiplexer.
 6. A method for interfacing a chip to a double data rate bus as in claim 2 including the step of launching data from said first half of said register in response to one edge of a local clock signal and launching data from said second half of said register in response to the other edge of the local clock signal.
 7. A system for interfacing a chip to a double data rate bus, including the steps of: means for coupling one half of a synchronous data word from one data source to an input of a first half of a register comprised of latches in which a clock input to latch on a clock edge becomes the latch output; means for latching said one half of a synchronous data word said first half of said register in response to a local clock signal edge; means for coupling another half of said synchronous data word from another data source to an input of the second half of said register comprised of latches in which a clock input to latch on a clock edge becomes the latch output; means for coupling an output of said first half of said register as one input to a two-to-one multiplexer; means for coupling an output of said second half of said register as another input to said two-to-one multiplexer; means for coupling the output of said two-to-one multiplexer to an I/O port on said chip coupled to said double data rate bus; means for launching data on to said bus via a multiplexer select signal from said first half of said register when the data is set-up in said first half independently of the set-up of data in the second half of said register.
 8. A system for interfacing a chip to a double data rate bus as in claim 7 including relaxing the set-up time for data in said second half of said register.
 9. A system for interfacing a chip to a double data rate bus as in claim 7 wherein the master output of said one half of said register is coupled to an input of said two-to-one multiplexer.
 10. A system for interfacing a chip to a double data rate bus as in claim 7 wherein data from said first half of said register is launched in response to one edge of a local clock signal and data from said second half of said register is launched in response to the other edge of the local clock signal.
 11. A system for interfacing a chip to a double data rate bus as in claim 8 wherein the master output of said one half of said register is coupled to an input of said two-to-one multiplexer.
 12. A system for interfacing a chip to a double data rate bus as in claim 8 wherein data from said first half of said register is launched in response to one edge of a local clock signal and data from said second half of said register is launched in response to the other edge of the local clock signal.
 13. An chip interface to a double data rate bus, comprising in combination: one data source of one half of a synchronous data word coupled to an input of a first half of a register comprised of latches in which a clock input to latch on a clock edge becomes the latch output; latching said one half of a synchronous data word said first half of said register in response to a local clock signal edge; another data source of the other half of said synchronous data word coupled to an input of the second half of said register comprised of latches in which a clock input to latch on a clock edge becomes the latch output; a two-to-one multiplexer coupled to a an output of said first half of said register as one input to a two-to-one multiplexer; said two-to-one multiplexer coupled to an output of said second half of said register as another input to said two-to-one multiplexer; an output of said two-to-one multiplexer coupled to an I/O port on said chip, which is coupled to said double data rate bus; a multiplexer select signal launching data on to said bus from said first half of said register when the data is set-up in said first half independently of the set-up of data in the second half of said register.
 14. A chip interface to a double data rate bus as in claim 13 wherein the set-up time for data in said second half of said register is relaxed.
 15. A chip interface to a double data rate bus as in claim 13 wherein the master output of said one half of said register is coupled to an input of said two-to-one multiplexer.
 16. A chip interface to a double data rate bus as in claim 13 wherein data is launched from said first half of said register in response to one edge of a local clock signal and launched from said second half of said register in response to the other edge of the local clock signal.
 17. A chip interface to double data rate bus as in claim 14 wherein the master output of said one half of said register is coupled to an input of said two-to-one multiplexer. 